


1 Features

3 Description

2 Applications

Simplified Schematic





Functional Block Diagram of the Controller

SPI: SPI Interface, for Control & Status by the system Host

REGF: SPI Register File, stores chip configuration


TBIST: Transparent BIST of Reg file contents, checks for SEUs (Single-Event-Upsets). Periodically triggered by a timer, verifies the CRC of the REGF registers, serially bit by bit

LBIST: Logic BIST of the whole chip. Checks for stuck-at faults, by applying test vectors into the scan chains

FUSA: Functional Safety Features (on chip):

- **T/V/P** Temperature / Voltage / Power (over/under)
- **POR/BRO:** Power-On-Reset, Brown-Out-Detector.
- **CLKWD:** Clock Watchdog, issues an error flag when clock stops toggling
- **FSM_MON:** Continuous Monitor, periodically triggered by a timer, measures sensors by the ADC and issues error flags when out of certain thresholds
- **DFM:** Digital Frequency Meter. Measures the clock frequency of the one clock, using the other clock as reference
- **RAMP_METER:** Measures the Ramp Frequency during chirping and issues error flags when out of certain thresholds
- **BALL_BREAK_DETECTOR:** Detects whether the connection to the RF circuit is broken or not
- **PLL_LOCK_DETECTOR:** Detects whether the PLL is locked or not
- **SPI_CRC:** CRC code for the SPI messages
- **ERROR_PIN:** Separate error notification pin

VCO_CAL: Auto-Calibration algorithms of the chip VCOs. Tune VCO capacitors and eliminate frequency drift due to manufacturing process variations



4. Availability

GF 22FDX, Metal Option 19





5. Deliverables

GDSII, Database, SystemVerilog Models

About weasic

Weasic Microelectronics S.A. designs, develops, and markets high quality complex analog and RF IP for the wired and the wireless communications industries, helping semiconductor and system companies to shrink the product design cycle. Weasic, silicon verified, IP is designed in the state-of-the-art CMOS and SiGe processes and can be easily ported and customized to serve the development of transceivers for 5G communications, Mobile Backhaul, RADAR sensors and 802.11.* applications.

Contact us

-  1 Alamanas str., 15125 Marousi, Greece
-  +30 210 6100770
-  info@weasic.com
-  weasic.com